APA Style
Taraate, V.
(2022).
Digital Logic Design Using Verilog Coding and RTL Synthesis
.
Singapore:
Springer.
MLA Style
Taraate, Vaibbhav.
"Digital Logic Design Using Verilog Coding and RTL Synthesis".
Singapore:
Springer,
2022.
Text.