Image of Microarchitecture of Network-on-Chip Routers
Bookmark Share

Text

Microarchitecture of Network-on-Chip Routers

This book provides a unified overview of network-on-chip router micro-architecture, the corresponding design opportunities and challenges, and existing solutions to overcome these challenges. The discussion focuses on the heart of a NoC, the NoC router, and how it interacts with the rest of the system. Coverage includes both basic and advanced design techniques that cover the entire router design space including router organization, flow control, pipelined operation, buffering architectures, as well as allocators’ structure and algorithms. Router micro-architectural options are presented in a step-by-step manner beginning from the basic design principles. Even highly sophisticated design alternatives are categorized and broken down to simpler pieces that can be understood easily and analyzed. This book is an invaluable reference for system, architecture, circuit, and EDA researchers and developers, who are interested in understanding the overall picture of NoC routers' architecture, the associated design challenges, and the available solutions.

Availability

No copy data

Detail Information
Series Title
-
Call Number
-
Publisher
: .,
Collation
XIV, 175
Language
English
ISBN/ISSN
978-1-4614-4300-1
Classification
NONE
Content Type
text
Media Type
computer
Carrier Type
online resource
Edition
1
Subject(s)
Electronic Circuits and Systems
Processor Architectures
Electronics and Microelectronics
Instrumentation
Specific Detail Info
-
Statement of Responsibility
Other Information
Cataloger
Hamdani
Source
-
Validator
Taufik
Other version/related

No other version available

File Attachment
Comments
You must be logged in to post a comment