Network-on-Chip: The Next Generation of System-on-Chip Integration

Search by :

ALL Author Subject ISBN/ISSN Advanced Search

Last search:

Image of Network-on-Chip: The Next Generation of System-on-Chip Integration

Text

Network-on-Chip: The Next Generation of System-on-Chip Integration

Santanu Kundu - Personal Name; Santanu Chattopadhyay - Personal Name;

Addresses the Challenges Associated with System-on-Chip IntegrationNetwork-on-Chip: The Next Generation of System-on-Chip Integration examines the current issues restricting chip-on-chip communication efficiency, and explores Network-on-chip (NoC), a promising alternative that equips designers with the capability to produce a scalable, reusable, and high-performance communication backbone by allowing for the integration of a large number of cores on a single system-on-chip (SoC). This book provides a basic overview of topics associated with NoC-based design: communication infrastructure design, communication methodology, evaluation framework, and mapping of applications onto NoC. It details the design and evaluation of different proposed NoC structures, low-power techniques, signal integrity and reliability issues, application mapping, testing, and future trends.Utilizing examples of chips that have been implemented in industry and academia, this text presents the full architectural design of components verified through implementation in industrial CAD tools. It describes NoC research and developments, incorporates theoretical proofs strengthening the analysis procedures, and includes algorithms used in NoC design and synthesis. In addition, it considers other upcoming NoC issues, such as low-power NoC design, signal integrity issues, NoC testing, reconfiguration, synthesis, and 3-D NoC design. This text comprises 12 chapters and covers: The evolution of NoC from SoC—its research and developmental challengesNoC protocols, elaborating flow control, available network topologies, routing mechanisms, fault tolerance, quality-of-service support, and the design of network interfacesThe router design strategies followed in NoCsThe evaluation mechanism of NoC architecturesThe application mapping strategies followed in NoCs Low-power design techniques specifically followed in NoCsThe signal integrity and reliability issues of NoCThe details of NoC testing strategies reported so farThe problem of synthesizing application-specific NoCsReconfigurable NoC design issuesDirection of future research and development in the field of NoCNetwork-on-Chip: The Next Generation of System-on-Chip Integration covers the basic topics, technology, and future trends relevant to NoC-based design, and can be used by engineers, students, and researchers and other industry professionals interested in computer architecture, embedded systems, and parallel/distributed systems.

Availability

No copy data

Detail Information

Series Title: -
Call Number: -
Publisher: : ., 2018
Collation: -
Language: English
ISBN/ISSN: 9781466565272
Classification: NONE
Content Type: -
Media Type: -
Carrier Type: -
Edition: -
Subject(s): Computers / Computer Engineering
Specific Detail Info: -
Statement of Responsibility: Santanu Kundu, Santanu Chattopadhyay

Other Information

Cataloger: Kholif Basri
Source: https://openresearchlibrary.org/content/bfb4855c-be6e-4c0a-89cc-5caf448412b8

Other version/related

No other version available

File Attachment

Network-on-Chip The Next Generation of System-on-Chip Integration

Comments

You must be logged in to post a comment